26-4104

Radio Shaek


į	LINE	PART NUMBER	QTY	1	
- Carried and Carr	1	MS-2604104 4.95	1		409848

Service Manual

TRS-80°

Model II Computer Graphics
Upgrade Kit

Catalog Number 26-4104



CUSTOM MANUFACTURED IN U.S.A. BY RADIO SHACK, A DIVISION OF TANDY CORPORATION

Contents	
l/Specifications	3
2/Installation Instructions	5
3/Block Diagram	.11
4/Troubleshooting	.13
5/Timing Chart	.15
6/Printed Circuit Board Layout	
7/Parts List	18
8/Schematic Diagrams	21
9/Theory of Operation	23

TRS-80® Graphics Board Service Manual: Copyright® 1982 Tandy Corporation, Fort Worth, Texas 76102 U.S.A. All Rights Reserved.

Reproduction or use, without express written permission from Tandy Corporation, of any portion of this manual is prohibited. While reasonable efforts have been taken in the preparation of this manual to assure its accuracy, Tandy Corporation assumes no liability resulting from any errors or omissions in this manual, or from the use of the information obtained herein.

TRS-80 8 -

1/Specifications

Power Requirements (Supplied by Model II)

5V at 650 mA +12V at 150 mA -12V at 15mA

Operating Conditions

Same as Model II

I/O Requirements

16 Contiguous Z8Ø Hardware I/O Ports, user selectable

Time required to write a data word

1.3 Microseconds (Minimum) 65.5 Microseconds (Maximum)

2/Installation Instructions

Installation

Before the Graphics Board can be installed, the CPU board of the Model II must be fitted with the DMA WAIT Modification. This modification consists of a ROM IC and a series of cuts and jumps which is also used for the Hard Disk system.

Look at the CPU Board. REV A, B, and C Boards must be modified. REV D Boards do not need to be modified. If the Model II is fitted with this modification, proceed to the next section.

Modifying the CPU Board

Follow the procedure below carefully:

- 1. Disconnect the cables connecting the CPU Board and remove the board.
- 2. Remove and discard Ull. Install the new Boot ROM in its place. Be sure to position the ROM correctly (marked end toward Ul2).
- Cut the following traces on the CPU Board and add the following jumper wires. Refer to Figures 1, 2, and 3.
 - Cut the foil to isolate Ul3 Pin 6.
 - . Cut the foil to isolate U4 Pin 12.

Jumpers

		tions districtions throughout time, edge, while days, edge, edge, edge, edge, edge, edge, edge, edge,		
IC	Pin	to	IC	Pin
U21	1	- TOTAL - COLUMN - CO	U24	8
U21	6		U4	12
U21	4		JØ	48
U21	5		U15	11
U15	12		U2Ø	13
U15	13		U24	4
U24	3		U2Ø	14

Table 1. Jumpers to CPU Board




Figure 1. Interrupt Modification for CPU Board




Figure 2. DMA Modification to CPU Board

Radio Shaek®




Figure 3. CPU Board Modified

Radio Shack .

TRS-80 [®]

Installing the Circuit Board

Once the Model II is working normally with the WAIT modification installed, set the Power Switch to the OFF position. Then:

- 1. Remove the Video/Keyboard card from the Model II. Be sure to remove the two cables (video and keyboard).
- 2. CAREFULLY remove the MC6845 VDG IC (Ull) and the character generator ROM (U9) from their sockets on the Video/Keyboard card.
- 3. Insert those two IC's into the sockets on the Graphics board. The VDG goes in U38, the ROM in U25. NOTE THAT THE ROM IS REVERSED FROM THE OTHER CHIPS.
- 4. Install the two ribbon cables. The cables go between the headers on the Graphics Board and the now empty IC sockets on the Video Board. See the drawing below for details. Note that the 24 conductor cable is twisted to allow the retainer bar to hold the cards in place. The pins in the cable are fragile so be careful when inserting them in the sockets.




Figure 4. Cable Installation

5. Check to see that the DIP switch on the Graphics Board is set to 80H (OFF,ON,ON,ON). See Figure 5.





Figure 5. DIP Switch Settings

- 6. Insert the two boards in adjacent slots in the Model II motherboard. Replace the two cables on the Video Board.
- 7. Run the Graphics Board Test HIRES. This is contained on the Diagnostics Diskette AXX-2034.
- 8. If the test results are positive, replace the retainer bar and cover. If the test fails, recheck all cables and be sure that the IC's are correctly installed. Check also to see that a pin isn't folded under an IC. Refer to 3/Troubleshooting for more help.

3/Block Diagram



Radio Shack

TRS-80 ®

4/Troubleshooting

First isolate the problem to the Graphics Board. Then run the Graphic Board Test HIRES, contained on the Diagnostic Diskette AXX-2034.

Some specific symptoms and suggestions.

Computer "hangs up", won't respond to <RESET> (DMA has seized the bus.)

- . Insure "wait mod" is installed on CPU board.
- . Check the M1* Mod (cuts and jumps on Rev "A" boards)

Won't read or write to Screen (U28 not receiving proper commands)

- . Check address decoding (U22, U23, DIP Switch)
- . Check signals on U28

Places dots erratically on the screen. (Linear Address Generator malfunction)

- . X and Y ROMs reversed, or malfunctioning
- . Check shorts and opens near X and Y ROMS

Writes but won't read (U18 and related circuitry)

. Check for proper signals at pins 1 and 11 of U18

After board warms up, dots seem to fade in and out, or wont erase.


(RAM Problems)

- Radio Shaek ----

. Some dynamic RAMs (marked MK4315) may need to be replaced due to this problem.

Radio Shaek®

5/Timing Chart



NOTES:


1. DATA LATCHED ON MUX FALLING EDGE.

2. A TYPICAL TIMING RELATIONSHIP IS


SHOWN. VIDRAM IS ASYNCHRONOUS TO THE OTHER SIGNALS.

Radio Shaek®

6/Printed Circuit Board Art



- Radio Shaek®



Radio Shaek® -

- TRS-80 [®] ----

7/Parts List

Electrical Parts

Capacitors

Cl	LUF 50V MONO AXIAL	837-41Ø4
to		
C7 C8 C9 C1Ø	1UF 50V MONO AXIAL 0.1UF 50V MONO AXIAL 10UF 25V ELECTR. RADIAL 0.1UF 50V MONO AXIAL	837-41Ø4 837-41Ø4 832-61Ø2 837-41Ø4
to		
C33 C34 C35	Ø.1UF 5ØV MONO AXIAL 1ØUF 25V ELECTR. RADIAL Ø.1UF 5ØV MONO AXIAL	837-41Ø4 832-61Ø2 837-41Ø4
to		
	Ø.1UF 5ØV MONO AXIAL 1ØUF 25V ELECTR. RADIAL 1ØUF 25V ELECTR. RADIAL 1ØØUF 16V ELECTR. AXIAL Ø.1UF 5ØV MONO AXIAL Ø.1UF 5ØV MONO AXIAL 1ØØUF 16V ELECTR. AXIAL Ø.1UF 5ØV MONO AXIAL	837-41Ø4 832-61Ø2 832-61Ø2 831-71Ø7 837-41Ø4 831-71Ø7 837-41Ø4
to		
C76	Ø.luf 50V MONO AXIAL	837-41Ø4
	Resistors	
Rl	33 OHM 1/4WATT 5%	82Ø-7Ø33
to	*	
R6 RP1 RP2 RP3		82Ø-7Ø33 829-ØØ27 829-Ø21Ø 829-Ø21Ø

- Radio Shaek® -


TRS-80 [®] —


_		TRS-80	
	Ul	4116 16K X 1 DYNAMIC RAM 200NS 16-PIN	8Ø4-2Ø16
	to		
	U16 U17 U18 U19 U20 U21 U22 U23 U24 U24	4116 16K X 1 DYNAMIC RAM 200NS 16-PIN SN74LS273NDS OCTAL FLIP-FLOP " 20-PIN SN74LS374NDS OCTAL FLIP-FLOP " 20-PIN SN74LS273NDS OCTAL FLIP-FLOP " 20-PIN SN74LS8NDS QUAD 2-IN EXCLUSIVE OR " 14-PIN AM8303B OCTAL INVERT TRANSCEIVER AMD 20-PIN N74S85NB 4-BIT MAGNITUDE COMP. 16-PIN SN74LS155NDS DECODER SN74LS8NDS QUAD 2-IN EXCLUSIVE OR " 14-PIN SN74LS240NDS OCTAL BUS INVERTER " 20-PIN	
	U27 U28	SN74LS273NDS OCTAL FLIPFLOP " 20-PIN 16R4 PAL CHIP MMI 16-PIN	9ø2-ø273
	U29 U3Ø U31 U32 U33 U34 U35	SN74LS191NDS UP/DOWN BINARY CNTR" 16-PIN SN74LS191NDS UP/DOWN BINARY CNTR" 16-PIN N74SØ4NB HEX INVERTER " 14-PIN N74S32NB QUAD 2-IN OR " 14-PIN N74Ø7NB HEX BUFFER OPEN-C SN74LS191NDS UP/DOWN BINARY CNTR" 16-PIN SN74LS191NDS UP/DOWN BINARY CNTR" 16-PIN	9Ø2-Ø191 9Ø2-Ø191 9Ø1-ØØØ4 9ØØ-1Ø32 9ØØ-ØØØ7 9Ø2-Ø191 9Ø2-Ø191
	U38 U39 U4Ø U41 U42 U43	N74SØØNB QUAD 2-IN NAND SN74LS153NDS DUAL DATA SELECTOR " 16-PIN	9Ø1-ØØØØ 9Ø2-Ø153 9Ø2-Ø153 9Ø2-Ø153 9Ø2-Ø153
		ROM	
	U36 U37	TBP28L22 256K X 8 "Y" ROM 6ØNS 2Ø-PIN TBP28L22 256K X 8 "X" ROM 6ØNS 2Ø-PIN	9Ø4-ØØ22 9Ø4-1Ø22
		Voltage Regulator	
	VRl	REGULATOR 79LØ5 ACP	8Ø5-19Ø5
	Mechan	nical Parts	
	J1 J2 S1 U1	ASSY. CABLE, (VDG") 8.5" AMP # 6	87Ø-9274 87Ø-9273 851-9134 851-9135 85Ø-655Ø 85Ø-9ØØ3


— Radio ∫hack[®] -


- TRS-80 [®] -

to		
U16 U25 U28 U36 U37 U38	SOCKET, 16-PIN SOCKET, 24-PIN SOCKET, 20-PIN SOCKET, 20-PIN SOCKET, 20-PIN SOCKET, 40-PIN	85Ø-9ØØ3 85Ø-9ØØ1 85Ø-9ØØ9 85Ø-9ØØ9 85Ø-9ØØ9
MANUZ	ETIE, SYSTEM AL, SERVICE/INSTALLATION AL, OPERATIONS	879-2044 874-9326 889-7001









9/Theory of Operation

Introduction

The Model II Graphics Board provides 640 horizontal dots and 240 vertical dots on the video screen for high-resolution graphics. This is the same number of dots used by the character generator: 80 characters each using 8 dots or 640 dots per line. Each character is 10 dots vertically, so 24 lines uses 240 dots. The graphics dots are accessed through the I/O port specified by the DIP switch setting.

The Graphics Board attaches to the Video/Keyboard card using two ribbon cables.

Theory of Operation

Refer to the Block Diagram and Schematic Diagram for the following discussion.

Bus Interface and Address Decoding

The Graphics Board is fully buffered from the CPU. The lower eight address lines (A0-A7) are buffered by U26, and the Z80 control lines by U33. Since U33 is an open collector device, RP4 pulls the outputs up. The Model II data bus is inverted on the motherboard so an inverting bi-directional buffer (U21) is used on the data lines. This buffer has two control lines, DIR (direction, pin 11) and a TRI-STATE control (DISable,pin 9). The DIR line is connected to BWR* (buffered write) which tells the buffer if we wish to read from or write to the data bus. When BWR* is LOW, we are writing to the Graphics Board.

The disable line is controlled by BSEL* (board select). With any access to the Graphics board I/O port, this line goes LOW which turns the buffer on. When the board is not being accessed, this line is HIGH and the buffer is off.

I/O decoding is done by high speed 4-bit comparator U22 and dual decoder U23. The comparator scans address lines A4-A7 and the setting of the DIP switch S1. When the two are equal AND an I/O instruction is requested (signified by BIOCYC*

----- Radio ∫hack -

· TRS-80 [®] -

going IOW) then BSEL* will go IOW. The equals output of the 74S85 turns on decoder U23 which uses the lower two address lines (AØ and Al), BWR*, and BRD* to produce the proper strobes for the registers.

The OR gate on BIOCYC* is shut off when Ml is active, preventing Graphic Board access when external devices are acknowledging interrupts. Ml is inverted and ANDed with the I/O cycle to disable the board on Interrupt Acknowledge.

Since only the lower two address lines are being used, the Graphics Board is "mirrored" four times within the 16 byte boundary defined by the DIP switch setting. Also, the same address is used for reads and writes to the data register. Table 1 shows how the addresses are decoded:

ADDRESS	FUNCTION	
8ØH	X Register Write	
81H	Y Register Write	
82H	Video Data Write or	Read
83H	Options Write	
84H	X Register Write	
etc	etc	

Table 2. Address Decoding

If a starting address other than 80H is desired, any 16 byte boundary from 90H to F0H may be selected using Sl. However, all Radio Shack software is compatible with the 80H I/O port address. When the switch is ON, the bit in the boundary definition will be 0. For example, to select I/O port boundary 30H, the switches will be ON, ON, OFF, OFF (9011).

Registers (X Address, Y Address, Data, and Options)

Since the Graphics Board is asynchronous with the Model II (this is explained in detail later) the are several octal registers which hold data until the Graphics Board is ready to use it.

The two address registers are actually bi-directional binary counters. U29 and U30 are for the X address, and U34 and U35

TRS-80 ® —

are for the Y address. Each pair of counters has three control lines; write (XREGWR*, YREGWR*), count direction (XREG DEC/INC*, YREG DEC/INC*), and count clock (XCLK*, YCLK*). The write strobes are generated by the address decoding circuitry. A negative pulse will load the registers with the data on the bus.

The two other signals are generated from the custom logic array (called the "Memory Controller") U28. The count control lines are used to automatically increment or decrement the address registers after a read or write. This greatly speeds up the software in many applications.

The Options register U27 is used to select the user programmable options. These are described below. See Table 2.

Ø GRAPHICS/ALPHA*

Turns on and off the graphics. A "1" will turn graphics ON.

1 WAITS ON/OFF*

If WAITS are ON the screen will not "hash" when reading or writing to graphics. A "l" selects WAITS.

2 XREG DEC/INC*

Selects whether the X register will decrement or increment. "1" will select decrement.

3 YREG DEC/INC*

Selects whether the Y register will decrement or increment. "1" will select decrement.

4 X CLK RD*

If address clocking desired, a "Ø" will clock the X address up or down AFTER a read depending on the status of BIT 2.

5 Y CLK RD*

If address clocking desired, a "Ø" will clock the Y address up or down AFTER a read depending on the status of BIT 2.

6 X CLK WR*

A "Ø" will clock AFTER a write.

- Radio ∫haek® -

7 Y CLK WR*

A "Ø" will clock AFTER a write.

Bit	Function
Ø	Graph/Alpha
1	Wait/No Wait
2	x Dec/Inc
3	y Dec/Inc
4	x Read Set/Run
5	y Read Set/Run
6	x Write Set/Run
7	y Write Set/Run

Table 3 Options Programming

If clocking of the addresses is not needed, the upper four bits will then all be 1's (Fx hex).

There are two separate data registers; one for writing data to the graphics memory (U17) and one for reading data from the graphics memory (U18). Both are accessed through the same I/O port. A Z-80 OUT will write data, and an IN will read data.

The write register is clocked on each falling edge of the system 4 MHz clock. This is to guarantee that the data will always be valid when the Memory Controller IC begins a write to RAM.

The read register is an octal latch with TRI-STATE outputs. When the Memory Controller detects a read cycle, it will first latch the RAM data using the RD LATCH control line. When the *WAIT line from the Memory Controller is released the Z-80 executes the IN instruction and reads the data.

CRTC and Address Translation

The 6845 is a Video Display Generator (VDG) which normally provides monitor sync signals and addresses to scan a character generator ROM. These addresses are referred to as "Line" and "Column" addresses, corresponding to the horizontal lines on the CRT and the vertical columns of the characters. Since these addresses are scanning a ROM which is set up for a certain character size (in this case 8 \times 10), they do not map to the graphic coordinates directly.

- Radio Shaek® -

The Graphics Board uses two very fast (60 ns) bipolar PROMS (U36 and U37) to translate the "Line-Column" addresses to "Absolute X-Y" addresses. After the addresses emerge from the PROMS, they will map to the addresses in the X and Y registers.

Graphics Memory

The memory section of the Graphics Board is the most complex, and the most likely to malfunction. It consists of four parts: the Memory Controller IC, the address multiplexers, memory timing, and the holding register. Sixteen 200 ns 16K dynamic memories are used to store the graphics data, providing a total of 32K, although only 19.2K (80 X 240) is used.

To understand how the memory section works, refer to the system timing diagram.

It is important to note that the graphics memory is asynchronous with respect to the CPU. In order to sync up, the Memory Controller IC uses the WAIT* line on the Z-80. This is not to be confused with the WAIT option of the Options register, which uses the DISPEN signal from the 6845 to suspend memory access until the beam of the CRT is being blanked. Refer to the Model II Technical Reference Manual for more details.

The brain of the memory section is the Memory Controller, U28. This is a custom IC whose functions are:

- . Monitor the VID RAM RD* and VID RAM WR* lines to detect a graphics memory access.
- . Monitor the Options register and send the proper signals to the X and Y registers.
- Sync the Graphics board to the Model II using the WAIT* line.
- . Generate the signals to read and write to the graphics RAM.

The memory ICs have multiplexed address lines, and must be provided the proper timing signals (RAS* and CAS*) and make sure the addresses are at the RAMS at the proper time. This

Radio Shaek -

is accomplished by taking the character clock (CCLK) from the VDG and using a digital delay line (U44) to derive the timing signals.

The VDG addresses are stable 160 ns after the falling edge of CCLK. CCLK is inverted by U31 producing RAS*. RAS* is delayed 100 ns and inverted to form MUX. The MUX signal is used to switch between the upper and lower RAM addresses. The inverse of MUX, MUX*, is used by the Memory Controller as a timing reference. MUX is then delayed 150 ns to form CAS*.

There are two ways to address graphics RAM:

- . Use the X and Y registers to read and write dots.
- . Use the VDG to scan memory and display the contents on the CRT.

Certainly, the VDG has control most of the time. The VDG scanning time is used to refresh the dynamic memories.

The contention problem is solved by using two sets of addresses, the XREGDØ-XREGD6 and YREGDØ-YREGD7 set for the registers and the XROMDØ-XROMD6 and YROMDØ-YROMD7 set for the VDG. Normally, the VDG has control of the RAM and these addresses are incremented in a linear fashion (Ø-79 out of the XROM and Ø-239 out of the YROM) each CCLK cycle.

The Memory Controller assumes the VDG has the RAM addresses and keeps the XY/VDG* line LOW. This selects the VDG addresses in the four dual 4:1 multiplexers U4Ø-43. The other multiplexer control line is connected to MUX, so the addresses switch between RAS* and CAS*.

Since there are two RAM banks, Y address line D7 splits the screen into two halves at the 128th line. The top half of screen RAM is in RAMS U1-U8 while the lower half of the screen is contained in RAMS U9-U16. High speed NAND gate U34 is used to select between the two banks of RAM.

The 4116 RAMS used do not have a separate chip select input so a technique called "gated CAS*" is used to turn on each RAM bank. A Multiplexer consisting of a 74500 NAND gate (which doesn't use the MUX as the other multiplexers do) and a pair of OR gates (U32) gate CAS* to the RAMS.

The RAMS provide TRI-STATE outputs and have on-chip latches for the outputs, which are configured in parallel. The outputs go to a holding register to delay the graphic data one CCLK period from reaching the Video Board. This is done

- Radio Shaek[®] -

TRS-80 ®

by octal latch Ul9. The clear input of the latch turns the graphics on and off and the GRAPHIC/ALPHA* line from the options register is connected here.

It is important to note that while the VDG is scanning the graphics RAM, it is simultaneously scanning the regular screen RAM on the Video Board. This means that the Graphics Board must be able to do a memory access in one CCLK period, which is 641 ns. The time for a memory access is approximately:

VDG address stable + ROM delay + Mux delay + RAM delay = Access time.

160 ns + 120 ns + 30 ns + 260 ns = 570ns

which is plenty of time. This does not take into account the time the Z-80 is in a WAIT state, which at worst case is 640 ns with the WAIT option off and 64.6 uS with the WAIT option on.

By using the holding register, the graphics data is available at the same time as the video data (from the character generator U25). The separate data is EXCLUSIVE OR-ed together by U20 and U24 to form the composite video data sent to the Video Board to be shifted out to the CRT.

RADIO SHACK, A DIVISION OF TANDY CORPORATION

U.S.A.: FORT WORTH, TEXAS 76102 CANADA: BARRIE, ONTARIO L4M 4W5

TANDY CORPORATION

AUSTRALIA

BELGIUM

U. K.

280-316 VICTORIA ROAD RYDALMERE, N.S.W. 2116 PARC INDUSTRIEL DE NANINNE 5140 NANINNE BILSTON ROAD WEDNESBURY WEST MIDLANDS WS10 7JN

PRINTED IN U.S.A.