



even address upper byte
odd address low byte


ZONE	LYR	REVISION	DESCRIPTION	DATE	APPROVED

built for
odd parity.



MATERIAL	UNLESS OTHERWISE SPECIFIED			DRAFT	DATE	TITLE
	TOLERANCES			7TH CHECK	DATE	MODEL 16-BIT
	XX = ±.010, XXX = ±.005			DESIGN	DATE	MEMORY BRD
	ANGLES = 21°			APPD	DATE	
FINISH	HOLE DIA TOLERANCES			APPD	DATE	REV PPS
	.014 - .250 = +.006					1 - 5 - 82
	.251 - .750 = +.008					DWG NO. 8000127
	.751 - 1.000 = +.010					SCALE SHEET OF 2
DO NOT SCALE THIS DRAWING		NEXT ASSY.	402	USED ON		

tandy



MATERIAL	UNLESS OTHERWISE SPECIFIED			DRAFT	DATE	TITLE
	TOLERANCES			CHECK	DATE	
	XX = ± .010 XXX = ± .005			DESIGN	DATE	
	ANGLES = ± 1°			APPRO	DATE	
FINISH	HOLE DIA TOLERANCES			APPRO	DATE	MODEL 16 - BIT MEMORY BOARD
	.014 - .250 = + .005 - .001			APPRO	DATE	
	.251 - .750 = + .008 - .001			APPRO	DATE	
	.751 - UP = + .015 - .001					
	DIMENSIONS ARE IN INCHES AND APPLY AFTER PLATING		432			
	DO NOT SCALE THIS DRAWING	NEXT ASSY	USED ON			

REV PD3
1-5-82

tandy

DWG NO
80001-7
SCALE SHEET OF
2 2